2018-11-13 11:04:59 -05:00
{
2019-11-14 20:01:43 +00:00
"data_type" : "CVE" ,
"data_format" : "MITRE" ,
"data_version" : "4.0" ,
2019-03-18 01:56:27 +00:00
"CVE_data_meta" : {
"ID" : "CVE-2019-0184" ,
2019-11-14 20:01:43 +00:00
"ASSIGNER" : "secure@intel.com" ,
"STATE" : "PUBLIC"
} ,
"affects" : {
"vendor" : {
"vendor_data" : [
{
"vendor_name" : "n/a" ,
"product" : {
"product_data" : [
{
"product_name" : "2019.2 IPU \u2013 Intel(R) TXT" ,
"version" : {
"version_data" : [
{
"version_value" : "See provided reference"
}
]
}
}
]
}
}
]
}
} ,
"problemtype" : {
"problemtype_data" : [
{
"description" : [
{
"lang" : "eng" ,
"value" : "Information Disclosure"
}
]
}
]
} ,
"references" : {
"reference_data" : [
{
"refsource" : "MISC" ,
"name" : "https://www.intel.com/content/www/us/en/security-center/advisory/intel-sa-00164.html" ,
"url" : "https://www.intel.com/content/www/us/en/security-center/advisory/intel-sa-00164.html"
2019-11-19 04:01:48 +00:00
} ,
{
"refsource" : "CONFIRM" ,
"name" : "https://support.f5.com/csp/article/K41556648?utm_source=f5support&utm_medium=RSS" ,
"url" : "https://support.f5.com/csp/article/K41556648?utm_source=f5support&utm_medium=RSS"
2019-11-14 20:01:43 +00:00
}
]
2019-03-18 01:56:27 +00:00
} ,
"description" : {
"description_data" : [
{
"lang" : "eng" ,
2019-11-14 20:01:43 +00:00
"value" : "Insufficient access control in protected memory subsystem for Intel(R) TXT for 6th, 7th, 8th and 9th Generation Intel(R) Core(TM) Processor Families; Intel(R) Xeon(R) Processor E3-1500 v5 and v6 Families; Intel(R) Xeon(R) E-2100 and E-2200 Processor Families with Intel(R) Processor Graphics and Intel(R) TXT may allow a privileged user to potentially enable information disclosure via local access."
2019-03-18 01:56:27 +00:00
}
]
}
}