mirror of
https://github.com/CVEProject/cvelist.git
synced 2025-07-29 05:56:59 +00:00
67 lines
2.4 KiB
JSON
67 lines
2.4 KiB
JSON
{
|
|
"data_type": "CVE",
|
|
"data_format": "MITRE",
|
|
"data_version": "4.0",
|
|
"CVE_data_meta": {
|
|
"ID": "CVE-2019-0117",
|
|
"ASSIGNER": "secure@intel.com",
|
|
"STATE": "PUBLIC"
|
|
},
|
|
"affects": {
|
|
"vendor": {
|
|
"vendor_data": [
|
|
{
|
|
"vendor_name": "n/a",
|
|
"product": {
|
|
"product_data": [
|
|
{
|
|
"product_name": "2019.2 IPU \u2013 Intel(R) SGX with Intel(R) Processor Graphics Update",
|
|
"version": {
|
|
"version_data": [
|
|
{
|
|
"version_value": "See provided reference"
|
|
}
|
|
]
|
|
}
|
|
}
|
|
]
|
|
}
|
|
}
|
|
]
|
|
}
|
|
},
|
|
"problemtype": {
|
|
"problemtype_data": [
|
|
{
|
|
"description": [
|
|
{
|
|
"lang": "eng",
|
|
"value": "Information Disclosure"
|
|
}
|
|
]
|
|
}
|
|
]
|
|
},
|
|
"references": {
|
|
"reference_data": [
|
|
{
|
|
"refsource": "MISC",
|
|
"name": "https://www.intel.com/content/www/us/en/security-center/advisory/intel-sa-00219.html",
|
|
"url": "https://www.intel.com/content/www/us/en/security-center/advisory/intel-sa-00219.html"
|
|
},
|
|
{
|
|
"refsource": "CONFIRM",
|
|
"name": "https://support.f5.com/csp/article/K73837233?utm_source=f5support&utm_medium=RSS",
|
|
"url": "https://support.f5.com/csp/article/K73837233?utm_source=f5support&utm_medium=RSS"
|
|
}
|
|
]
|
|
},
|
|
"description": {
|
|
"description_data": [
|
|
{
|
|
"lang": "eng",
|
|
"value": "Insufficient access control in protected memory subsystem for Intel(R) SGX for 6th, 7th, 8th, 9th Generation Intel(R) Core(TM) Processor Families; Intel(R) Xeon(R) Processor E3-1500 v5, v6 Families; Intel(R) Xeon(R) E-2100 & E-2200 Processor Families with Intel(R) Processor Graphics may allow a privileged user to potentially enable information disclosure via local access."
|
|
}
|
|
]
|
|
}
|
|
} |