mirror of
https://github.com/fkie-cad/nvd-json-data-feeds.git
synced 2025-06-19 17:31:42 +00:00
64 lines
2.0 KiB
JSON
64 lines
2.0 KiB
JSON
{
|
|
"id": "CVE-2023-20582",
|
|
"sourceIdentifier": "psirt@amd.com",
|
|
"published": "2025-02-11T22:15:26.347",
|
|
"lastModified": "2025-02-11T22:15:26.347",
|
|
"vulnStatus": "Awaiting Analysis",
|
|
"cveTags": [],
|
|
"descriptions": [
|
|
{
|
|
"lang": "en",
|
|
"value": "Improper handling of invalid nested page table entries in the IOMMU may allow a privileged attacker to induce page table entry (PTE) faults to bypass RMP checks in SEV-SNP, potentially leading to a loss of guest memory integrity."
|
|
},
|
|
{
|
|
"lang": "es",
|
|
"value": "La gesti\u00f3n inadecuada de entradas de tablas de p\u00e1ginas anidadas no v\u00e1lidas en IOMMU puede permitir que un atacante privilegiado induzca fallas en las entradas de tablas de p\u00e1ginas (PTE) para eludir las verificaciones de RMP en SEV-SNP, lo que podr\u00eda llevar a una p\u00e9rdida de integridad de la memoria del invitado."
|
|
}
|
|
],
|
|
"metrics": {
|
|
"cvssMetricV31": [
|
|
{
|
|
"source": "psirt@amd.com",
|
|
"type": "Secondary",
|
|
"cvssData": {
|
|
"version": "3.1",
|
|
"vectorString": "CVSS:3.1/AV:L/AC:H/PR:H/UI:N/S:C/C:N/I:H/A:N",
|
|
"baseScore": 5.3,
|
|
"baseSeverity": "MEDIUM",
|
|
"attackVector": "LOCAL",
|
|
"attackComplexity": "HIGH",
|
|
"privilegesRequired": "HIGH",
|
|
"userInteraction": "NONE",
|
|
"scope": "CHANGED",
|
|
"confidentialityImpact": "NONE",
|
|
"integrityImpact": "HIGH",
|
|
"availabilityImpact": "NONE"
|
|
},
|
|
"exploitabilityScore": 0.8,
|
|
"impactScore": 4.0
|
|
}
|
|
]
|
|
},
|
|
"weaknesses": [
|
|
{
|
|
"source": "psirt@amd.com",
|
|
"type": "Secondary",
|
|
"description": [
|
|
{
|
|
"lang": "en",
|
|
"value": "CWE-1284"
|
|
}
|
|
]
|
|
}
|
|
],
|
|
"references": [
|
|
{
|
|
"url": "https://www.amd.com/en/resources/product-security/bulletin/amd-sb-3009.html",
|
|
"source": "psirt@amd.com"
|
|
},
|
|
{
|
|
"url": "https://www.amd.com/en/resources/product-security/bulletin/amd-sb-5004.html",
|
|
"source": "psirt@amd.com"
|
|
}
|
|
]
|
|
} |